A study on performances of carrier-based pulse-width modulation techniques for three-phase three-level t-type neutral-point-clamped inverter under switch-open-circuit fault on two neutral-point-connected legs

Phong Nguyen-Hong Le, Nho-Van Nguyen*

ABSTRACT
Multilevel voltage source inverters (VSIs) have been used for several decades thanks to their advantages compared with traditional two level VSI. Among various types of multilevel configuration, the T-type neutral-point-clamped VSI (3L TNPC VSI or 333-type VSI) has gained the attention in recent years. Due to the unique structure, the 333-type VSI has critical issues in reliability in operation such as switch-open-circuit (SOC) and switch-short-circuit (SSC), which lead to several unrequired issues, for instance, reduction of system performance, distorted and unbalanced output voltages and currents, or triggering the protection circuits. In some applications, the amplitude reduction and harmonics distortion of output voltages in SOC faults are not acceptable. Therefore, it is necessary to develop a pulse-width modulation (PWM) algorithm for 333-type VSI working under SOC fault which guarantees the desired output fundamental component voltage. The simultaneous SOC fault on two neutral-point-connected legs in the 333-type VSI may cause a large reduction in the output voltage. Under this circumstance, the 333-type VSI becomes an asymmetrical one called 322-type VSI. Certain studies regarding to the operation of 333-type VSI under SOC faults have been carried out. However, these studies require more semiconductor devices in order to create a redundant switching circuit. This leads to higher system cost with reduced inverter efficiency due to the additional loss. In this study, two carrier-based pulse-width modulation (CBPWM) techniques, i.e. 322-sinusoidal PWM (322-SPWM) and 322-medium offset CBPWM (322-MOCBPWM) are proposed for 322-type VSI. The proposed techniques are firstly simulated in MATLAB/Simulink and then implemented on a hardware setup. Performances of the proposed techniques are evaluated in terms of total harmonic distortion (THD) and weighted-THD (WTHD) of output voltages. Simulation results show that considering the worst output voltage under SOC fault, vBC, the proposed 322-SPWM technique could improve the THD by 40% and the WTHD by 94% compared with the uncomplemented case with m=0.8. The corresponding results of 322-MOCBPWM technique are 42% and 96%, respectively. Characteristics of THD and WTHD values are also presented for demonstration the effectiveness of the proposed algorithm.

Key words: Carrier-based pulse-width modulation, t-type neutral-point-clamped inverter, switch-open-circuit fault, voltage source inverter, weighted-total harmonic distortion

INTRODUCTION
Multilevel inverters (MLIs) have been being researched for nearly forty years since the first introduction of three-level neutral-point-clamped (3L NPC) voltage source inverter (VSI) in 1981.[1,2] Compared with traditional two-level VSI (2L VSI), 3L NPC VSI offers a larger number of benefits. For instance, 3L NPC VSI has lower distortion of output voltage and dv/dt, lower distortion of input current, smaller magnitude of common-mode voltage (CMV) or even elimination of CMV by using some sophisticated modulation methods, and ability in operation with a lower switching frequency.[1–7]. Among with many types of 3L NPC topology, 3L T-type NPC (3L TNPC) topology has an advantage in terms of efficiency compared to 3L NPC.[5,7] For example, 3L TNPC VSI possesses higher efficiency in low-voltage applications for the switching frequency between 4-25 kHz such as photovoltaic (PV) system, uninterruptible power supplies (UPSs), and automotive converter system[5,6,9]. 3L TNPC VSI combines the benefits of both 2L VSI and 3L NPC VSI, such as lower conduction losses, lower switching losses and higher output power quality.[8]. The TNPC topology also allows the usage of lower voltage rating power switches and offers considerably power losses compared with that of NPC topology.[5,8].

However, due to the use of total 12 power switches topology, the reliability of 3L TNPC VSI inverter is an important issue which is related to the cost and efficiency of the overall system. It is summarized that there are two typical types of failure that may occur in semiconductor switches in a power inverter, which are switch-short-circuit (SSC) fault and switch-open-circuit (SOC) fault, respectively. SSC faults often come from the over-voltage, over-current, avalanched stress or over-thermal issues, which could result in serious damage to the switching devices due to the abnormal overcurrent. Typically, the inverters stop operation after the detection of SSC fault for safety reason. In contrast, SOC faults occur due to malfunction of gate driver circuits or the lifting of bonding wire caused by thermal cycling. Although SOC faults do not lead to serious damage to the inverter compared with SSC faults, the system performance will deteriorate in SOC fault. In addition, SOC fault leads to current distortion of output, secondary issues in other components in the topology such as gate drivers and other IGBTs by means of noise and vibration. The asymmetrical and distorted current caused by SOC fault may saturate transformer, trigger circuit protection. Moreover, SOC faults could reduce the fundamental component of output voltage which is not allowed in certain voltage-sensitive applications, for example, UPS of PV systems. Therefore, a modulation algorithm for 333-type VSI working under SOC faults should be developed to guarantee the desired fundamental component of output voltages as well as the balanced output currents.

Figure 1(a) shows the topology of 3L TNPC VSI under normal operation while Figure 1(b) and Figure 1(c) show that under SOC fault on one neutral-point-connected leg and two neutral-point-connected legs, respectively. The topology in Figure 1(b) is called 332-type VSI while that in Figure 1(c) is 322-type VSI. Certain studies on pulse-width modulation (PWM) techniques implemented on 333-type VSI under SOC fault conditions on neutral-point-connected legs were carried out at. Study conducted by U. Choi et al. proposed a diagnosis and tolerant algorithm for SOC fault considering two types of SOC fault which occurring in neutral-point-connected bridge and in the main bridge. In case of SOC fault on neutral-point-connected leg, the proposed technique in this study was based on SVPWM algorithm and had the capability in elimination of harmonic distortion in output current resulting more reliability in 333-type VSI which could be implemented in servo and PV systems. Besides, this solution did not require any additional switches. S. Xu et al. investigated a fault-tolerant topology and control strategy of 333-type VSI under different fault conditions including SOC faults on neutral-point-connected switch with ride-through capability as well as maintained high-quality output. However, this solution required a fourth redundant leg which could increase the system cost and power losses. Similarly, the solution proposed by J. He et al. also used a redundant phase-leg yet utilized advanced switching techniques such as zero-voltage switching (ZVS) and zero-current switching (ZCS), thus relieved the thermal stress on switches and improved system efficiency while maintain the desired output voltage and output power. On the other hand, a carrier-based PWM (CBPWM) algorithm was de-
The synthesized voltage vector in the stationary coordinate system corresponding to each switching state will be described as following:

\[
\begin{align*}
S_A + S_A' &= 1 \\
S_A + S_B' &= 1 \\
S_B + S_B' &= 1 \\
S_C + S_C' &= 1 \\
\end{align*}
\]

For convenience in analysis, the phase-leg switching states set \( \{S_A, S_B, S_C\} \) is used, which is defined as:

\[
\begin{align*}
S_A &= S_{A1} + S_{A2} \\
S_B &= 2S_{B1} \\
S_C &= 2S_{C1} \\
\end{align*}
\]

Where \( 0 \leq S_{A1} \leq S_{A2} \leq 1 \), \( 0 \leq S_{B1} \leq 1 \), and \( 0 \leq S_{C1} \leq 1 \), respectively.

The synthesized voltage vector in the stationary \( \alpha-\beta \) coordinate system corresponding to each switching set \( \{S_A, S_B, S_C\} \) is defined as:

\[
\vec{V} = \frac{2}{3} \left( S_A + a.S_B + a^2.S_C \right) \frac{V_{dc}}{2}
\]

where \( a = e^{j2\pi/3} \). Table 1 lists available switching states of 322-type VSI and the corresponding synthesized output voltage vectors, which are then illustrated in Figure 2.

The space vector diagram has total of 12 vectors, which generate 11 different output voltages. There are 6 large vectors, named \( v_{14}, v_{16}, v_{18}, v_{20}, v_{22}, \) and \( v_{24} \), respectively, which located at the large hexagon of 3L TNPC VSI. Each large vector has the magnitude of \((2/3) V_{dc}\). Two medium vectors are \( v_{17} \) and \( v_{23} \) which locate in the \( \beta \)-axis and have a magnitude of \((1/\sqrt{3}) V_{dc}\). Two small vectors are \( v_1 \) and \( v_{11} \) which locate at the small hexagon according to 2L VSI and in the \( \alpha \)-axis, each has the magnitude of \((1/3) V_{dc}\).

Two zero vectors \( v_0 \) and \( v_{26} \) are both located at the hexagonal center.

### Output voltages

The instantaneous phase-leg voltages are described by the following equations:

\[
\begin{align*}
V_{AO} &= S_A.V_{dc}/2 \\
V_{BO} &= S_B.V_{dc}/2 \\
V_{CO} &= S_C.V_{dc}/2 \\
\end{align*}
\]

The average value of each phase-leg voltage can be determined by the corresponding control voltage \( \{v_{dA}, v_{dB}, v_{dC}\} \), respectively:

\[
\begin{align*}
V_{AO} &= v_{dA}.V_{dc}/2 \\
V_{BO} &= v_{dB}.V_{dc}/2 \\
V_{CO} &= v_{dC}.V_{dc}/2 \\
\end{align*}
\]

For them, the corresponding control voltages can be determined:

\[
\begin{align*}
v_{dA} &= \frac{V_{AO}}{V_{dc}/2} \\
v_{dB} &= \frac{V_{BO}}{V_{dc}/2} \\
v_{dC} &= \frac{V_{CO}}{V_{dc}/2} \\
\end{align*}
\]
Table 1: Switching States Of 322-type VSI

<table>
<thead>
<tr>
<th>SA</th>
<th>SB</th>
<th>SC</th>
<th>Switching vectors</th>
<th>$\vec{V}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>v0 (0,0,0)</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>v1 (1,0,0)</td>
<td>$(1/3)V_{dc}$</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>2</td>
<td>v11 (1,2,2)</td>
<td>$-1/3V_{dc}$</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>v14 (2,0,0)</td>
<td>$(2/3)V_{dc}$</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>0</td>
<td>v16 (2,2,0)</td>
<td>$(1/3+j/3)V_{dc}$</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>0</td>
<td>v17 (1,2,0)</td>
<td>$(j/3)V_{dc}$</td>
</tr>
<tr>
<td>0</td>
<td>2</td>
<td>0</td>
<td>v18 (0,2,0)</td>
<td>$-1/3+j/3V_{dc}$</td>
</tr>
<tr>
<td>0</td>
<td>2</td>
<td>2</td>
<td>v20 (0,2,2)</td>
<td>$-2/3V_{dc}$</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>2</td>
<td>v22 (0,0,2)</td>
<td>$-1/3-j/3V_{dc}$</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>2</td>
<td>v23 (1,0,2)</td>
<td>$-j/3V_{dc}$</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>2</td>
<td>v24 (2,0,2)</td>
<td>$(1/3-j/3)V_{dc}$</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>2</td>
<td>v26 (2,2,2)</td>
<td>0</td>
</tr>
</tbody>
</table>

**PROPOSED METHOD OF CARRIER-BASED PWM FOR 322-TYPE VSI (322-CBPWM)**

**Principle of 322-CBPWM**
Considering a load voltage vector $\vec{V}_t = V_m e^{j\theta}$ where $V_m$ is the voltage magnitude and $\theta$ is the phase angle, respectively, the principle of 322-CBPWM technique to synthesize $\vec{V}_t$ includes two steps. The first one is determining three control voltages {$v_{dkA}, v_{dkB}, v_{dkC}$}. The second one uses these signals to implement carrier wave techniques, thus determining the switching states for each switch of the 322-type VSI.

**Voltage modeling of inverter**
Three-phase load voltages can be defined as:

$$\begin{align*}
v_A &= V_m \cos q \\
v_B &= V_m \cos(q - 2p/3) \\
v_C &= V_m \cos(q + 2p/3)
\end{align*}$$

The analysis of 322-CBPWM is achieved by an average voltage model, as shown in Figure 3.

$$\begin{align*}
V_{AO} &= V_A + V_{off} \\
V_{BO} &= V_B + V_{off} \\
V_{CO} &= V_C + V_{off}
\end{align*}$$

In general, the offset voltage value is in a range between two limitations, the minimum value $V_{off_{min}}$ and the maximum value $V_{off_{max}}$, respectively:

$$V_{off_{min}} \leq V_{off} \leq V_{off_{max}}$$

From load phase voltages calculated in (6), their maximum and minimum values can be obtained:

$$\begin{align*}
\max &= \max(V_A, V_B, V_C) \\
\min &= \min(V_A, V_B, V_C)
\end{align*}$$

Based on $\max$ and $\min$ values, values of $V_{off_{max}}$ and $V_{off_{min}}$ are determined:

$$\begin{align*}
V_{off_{max}} &= V_{dc} - \max \\
V_{off_{min}} &= -\min
\end{align*}$$

Various modulation techniques can be proposed depending on the selected $V_{off}$. In 322-sinusoidal PWM (322-SPWM) technique, $V_{off}$ is determined by the following expression:

$$V_{off} = V_{dc}/2$$
In medium offset 322-CBPWM (322-MOCBPWM) technique, the value of $V_{off}$ is determined by:

$$V_{off} = \left( V_{off\max} + V_{off\min} \right) / 2 \quad (13)$$

From load phase voltages $V_{LA}$, $V_{LB}$, $V_{LC}$ in (8) and offset voltage $V_{off}$ in (12) or (13), three control signals $v_{dLA}$, $v_{dLB}$, $v_{dLC}$ can be determined by (6).

**Carrier-based implementation**

In this step, three control voltages are compared with the corresponding triangular-form carrier waves. Due to the reason that SOC fault occurs on the neutral-point-connected legs of phase B and C, the carrier waves of these phases must be changed to two-level mode whereas phase A still works in three-level mode. Therefore, there are two carrier waveforms needed for phase A, which are $v_{car1}$ with the magnitude between 1 and 2, and $v_{car2}$ with the magnitude between 0 and 1, respectively. For the phase-leg B and C, there is only one carrier wave $v_{car}$ needed with the magnitude between 0 and 2.

The switching states and modulating signals are described in the following expressions:

$$0 \leq v_{dLA} \leq v_{car2} \leq 1 : S_{A1} = 0; S_{A2} = 2$$
$$0 \leq v_{car2} \leq v_{dLA} \leq 1 : S_{A1} = 0; S_{A2} = 2$$

$$0 \leq v_{dLB} \leq v_{car} \leq 2 : S_{B1} = 0;$$
$$0 \leq v_{car} \leq v_{dLB} \leq 2 : S_{B1} = 1;$$

$$0 \leq v_{dLB} \leq v_{car} \leq 2 : S_{C1} = 0;$$
$$0 \leq v_{car} \leq v_{dLC} \leq 2 : S_{C1} = 1;$$

The switching states of each switch and instantaneous output phase-leg voltages of 322-type VSI in one sampling carrier cycle are illustrated in Figure 4. The algorithm in the proposed 322-SPWM and 322-MOCBPWM techniques is illustrated in Figure 5.

**Modulation index definition**

In this study, the modulation index is defined by the following expression:

$$m = \frac{V_{f(1)}}{V_{dc}/\sqrt{3}} \quad (18)$$

where $V_{f(1)}$ is the fundamental magnitude of phase load voltage, and $V_{dc}/\sqrt{3}$ is the maximum fundamental magnitude of phase load voltage. In linear modulation, the limit of modulation index is $0 \leq m \leq 0.866$ for 322-SPWM and $0 \leq m \leq 1$ for 322-MOCBPWM, respectively.

**Total harmonic distortion and weighted-total harmonic distortion definitions**

The Fourier series of a given periodical voltage $v(t)$ can be written as follows:

$$v(t) = V(0) + \sum_{n=1}^{\infty} V(n) \cos(nwt) \quad (19)$$

where $V(0)$ is the magnitude of zero-order component, or DC component of the voltage $v(t)$. The second term in (20) denotes the sum of sinusoidal components at various higher frequencies where $n$ is the order of harmonic component. For instance, $n=1$ corresponding to the fundamental component (50 Hz) while $n=3$ is the third harmonic component (150 Hz), respectively.

Total harmonic distortion (THD) is usually used to evaluate the quality of a periodical signal. Its definition is $^{13}$:

$$THD(v) = \sqrt{\sum_{n=2}^{\infty} \frac{V(n)^2}{V(1)}} \quad (20)$$
The weighted-total harmonic distortion (WTHD) is defined by the following equation:

\[
WTHD(v) = \sqrt{\sum_{n=2}^{\infty} \left(\frac{V_n}{V_1}\right)^2}
\]  

where \(V_1\) is the magnitude of fundamental component of \(v(t)\).

RESULTS AND DISCUSSIONS

Two proposed techniques, i.e., 322-SPWM and 322-MOCBPWM, are firstly simulated by a MATLAB/Simulink model as shown in Figure 6, and secondly implemented on an experiment setup, as shown in Figure 7. Control card TI TMSF28377D is used as the main controller while the 322-type VSI is built from IGBTs STGW40N120KD and diodes STTH3012. Voltages and currents waveforms are measured by the digital oscilloscope Tektronix TDS 2024C. The simulation and experimental parameters are listed in Table 2.

Simulation and experiment results of 322-SPWM technique are presented in figures from Figure 8 to Figure 12 while those of 322-MOCBPWM technique are illustrated in Figure 13 to Figure 17.

Figure 8 shows the simulated output voltages and currents of 333-type VSI under different operating modes while Figure 9 shows the experiment results of output signals in the 322-type VSI working with the proposed 322-SPWM algorithm. The simulated spectrum analysis results of voltages are presented in Figure 10.

It is clear that under simultaneous SOC fault on phase B and phase C which makes the 333-type VSI become a 322-type one, there are not only distorted output voltages \(v_{AB}, v_{BC}, \) and \(v_{CA}\) but also distorted and unbalanced currents \(i_A, i_B,\) and \(i_C\) as shown in Figure 8(b). However, the proposed 322-SPWM technique improves voltages and current waveforms as shown in Fig 8(c).

Experiment results in Figure 9 show the effectiveness of 322-SPWM. However, there are some differences between the experiment values compared to simulation ones. As an example, with the proposed 322-SPWM, THD\((v_{AB})\) in simulation is 42.5% obtained from Figure 10(c) while the corresponding experiment value is 47.0% as shown in Figure 9(a). In terms of WTHD value, the experiment one is higher than that in simulation (0.88% compared to 0.37%).

The effectiveness of the proposed technique in simulation can be obtained from the spectrum analysis results in Figure 10. For instance, in terms of \(v_{AB}\), in normal condition (333-type VSI with conventional SPWM or 333-SPWM), Figure 10(a) gives the results that THD\((v_{AB})\)=24.5% while under faulty condition (322-type VSI with conventional PWM), the result THD\((v_{AB})\)=68.9% is obtained from Figure 10(b). This THD value is as higher as 2.8 times compared with the first one. The WTHD value also rises significantly from WTHD\((v_{AB})\)=0.20% to WTHD\((v_{AB})\)=8.61%. The fundamental component magnitude of \(v_{AB}\) decreases badly from \(V_{AB}(0)\)=80 V to \(V_{AB}(0)\)=61.4 V, leads to a reduction of 23%. When applying the compensating PWM algorithm, the proposed 322-SPWM technique can recover the fundamental component voltage to the initial value, i.e., 80 V, as shown in Figure 10(c).

<table>
<thead>
<tr>
<th>Table 2: Simulation And Experimental Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC-link voltage</td>
</tr>
<tr>
<td>Load resistance</td>
</tr>
<tr>
<td>Load inductance</td>
</tr>
<tr>
<td>Carrier frequency</td>
</tr>
<tr>
<td>Dead-time (in experiment)</td>
</tr>
</tbody>
</table>

Figure 5: Algorithm of the proposed 322-CBPWM technique.
Figure 6: MATLAB/Simulink model.

Figure 7: Experiment setup.
In addition, the THD and WTHD values are also improved. Figure 10(c) shows that THD(v_{A3B2})=42.5% and WTHD(v_{A3B2})=0.37% while those are 68.9% and 8.61%, respectively, in the faulty condition. It is also seen that THD(v_{A3B3}) is higher than THD(v_{A3B2}) by 73% and WTHD(v_{A3B2}) is higher than WTHD(v_{A3B3}) by 85%.

Due to the fact that in the 322-type VSI, both L2L voltages v_{AB} and v_{CA} are measured between a 3L phase-leg and a 2L phase-leg, the effectiveness of proposed 322-SPWM technique in improvement harmonics distortion of v_{CA} are the same as those of v_{AB}. However, the L2L voltage v_{BC} is the worst case under SOC fault condition. Spectrum analysis in Figure 10(b) shows that under faulty condition, the fundamental magnitude value V_{B2C2,0}=55.7 V, causing a reduction of 30% compared with that in pre-fault operation. The harmonic distortion metrics are THD(v_{B2C2,0})=83.0% and WTHD(v_{B2C2,0})=7.54% while those values corresponding to normal operation are THD(v_{B3C3})=24.5% and WTHD(v_{B3C3})=0.20%, respectively, as shown in Figure 10(a). The proposed 322-SPWM technique provides not only the fundamental component of 80 V as same as pre-fault condition, but also the reduced THD and WTHD values, i.e., THD(v_{B2C2})=50.1% and WTHD(v_{B2C2})=0.45%, respectively. As results, compared with the conventional PWM technique in faulty condition, the proposed technique advantageously reduce the harmonic distortion by 40% in terms of THD and by 94% in terms of WTHD, respectively.

The simulated THD and WTHD characteristics of output voltages in SPWM technique under different operations are shown in Figure 11 and Figure 12, respectively. From Figure 11 and Figure 12, it can be seen that the aforementioned faulty condition leads to a considerably increasing in harmonic content of v_{BC} compared with those of v_{AB} and v_{CA}, especially at low modulation indices. For instance, under normal operation with conventional PWM at m=0.5, the THD
Figure 9: Experimented waveforms and spectra of output L2L voltages and currents of the 322-type VSI with the proposed 322-SPWM (m=0.8): (a) $v_{AB}$, (b) $v_{BC}$, (c) $v_{CA}$, (d) $i_{ABC}$. X-axis: 5 ms/div; Y-axis: 40 V/div (voltages), 1 A/div (currents)
value of three L2L voltages, \(v_{\text{A}B}\), \(v_{\text{B}C}\), and \(v_{\text{C}A}\) are the same, at 32\%, while under SOC faults with conventional PWM, these values obtained from Figure 11(b) are 194\%, 250\%, and 170\%, respectively. In terms of WTHD, the normal operation values of three L2L voltages are the same, at 0.31\% yet under faulty condition, these values are 15.9\%, 34.9\%, and 15.7\%, respectively, are obtained from Figure 12(b).

However, with the proposed 322-SPWM technique implemented on the VSI under faulty condition, the harmonic distortion of three output voltages \(v_{\text{A}B}\), \(v_{\text{B}C}\), and \(v_{\text{C}A}\) shown in Figure 11(c) are improved to 69\%, 71\%, and 64\% in terms of THD while the corresponding WTHDs are 0.59\%, 0.44\%, and 0.59\%, respectively, as regards to \(m=0.5\), as shown in Figure 12(c).

Simulation and experiment results of output L2L voltages and currents in the proposed 322-MOCBPWM

**Figure 10:** Simulated spectra of output L2L voltages in SPWM (\(m=0.8\)): (a) in pre-fault operation with conventional SPWM (333-SPWM); (b) in faulty operation with conventional SPWM; (c) in faulty operation with proposed 322-SPWM. From top to bottom: \(v_{\text{A}B}\), \(v_{\text{B}C}\), and \(v_{\text{C}A}\).

**Figure 11:** Simulated THD characteristics of output L2L voltages in SPWM technique: (a) \(v_{\text{A}B}\); (b) \(v_{\text{B}C}\); (c) \(v_{\text{C}A}\).
Figure 12: Simulated WTHD characteristics of output L2L voltages in SPWM technique: (a) $v_{AB}$; (b) $v_{BC}$; (c) $v_{CA}$.

Figure 13: Simulated waveforms of output L2L voltages and currents in MOCBPWM (m=0.8): (a) in pre-fault operation with conventional MOCBPWM (333-MOCBPWM); (b) in faulty operation with conventional MOCBPWM; (c) in faulty operation with proposed 322-MOCBPWM. From top to bottom: $v_{AB}$, $v_{BC}$, $v_{CA}$, and $i_{LBC}$. 
technique are illustrated in the following figures from Figure 13 to Figure 17. The waveforms of output voltages and currents in Figure 13 corresponding to MOCBPWM technique are similar to those of SPWM technique shown in Figure 8. The experiment results in Figure 14 verify the simulation ones. In the simulation, THD and WTHD of $v_{A3B2}$ are 36.4% and 0.28%, respectively while those in experiment are 37.1% and 0.57%, respectively.

Similarly, with the 322-MOCBPWM algorithm, output voltages and currents in 322-type VSI are improved, as shown in Figure 15. As an example for $m=0.8$, Figure 15(a) and Figure 15(b) show significant increasing in harmonic distortion factor of $v_{AB}$ from THD($v_{A3B3}$) = 22.5% to THD($v_{A3B2}$) = 63.1%, and from WTHD($v_{A3B3}$) = 0.14% to WTHD($v_{A3B2}$) = 6.45%, respectively. However, results from Figure 15(c) show that the proposed 322-MOCBPWM technique reduces the THD and WTHD of $v_{AB}$ to 36.4% and 0.28%, respectively, i.e. a reduction of 42% as regards to THD and 96% as regards to WTHD. The fundamental voltage $v_{AB}$ which reduced from 80 V in normal operation to 61.2 V in faulty operation with conventional MOCBPWM, as shown in Figure 15(a) and Figure 15(b), is now recovered to the initial reference value, i.e., $V_{A3B2(1)} = 80$ V which shown in Figure 15(c). The effectiveness of 322-MOCBPWM technique on $v_{BC}$ and $v_{CA}$ can be observed in Figure 15, as well.

The simulated THD and WTHD characteristics of output voltages in MOCBPWM technique are illustrated in Figure 16 and Figure 17, respectively. Characteristics shown in Figure 16 and Figure 17 have the similarity to those in Figure 11 and Figure 12 so that the faulty operation of 333-type VSI leads to a considerably surge in harmonic distortion of L2L voltages, especially in the low values of modulation index. In addition, the voltage $v_{BC}$ has the worst harmonic distortion compared to that of $v_{AB}$ and $v_{CA}$, as regarding to the same value of $m$. For instance, under faulty condition for $m=0.5$, THD($v_{BC2}$) = 285% while THD($v_{A3B2}$) = 194% and THD($v_{C2A3}$) = 170%. With use of the proposed 322-MOCBPWM technique, these values are 72%, 69%, and 64%, respectively. Therefore, there is only small difference between THD values of output voltages with the proposed algorithm. As regarding to WTHD factor, with use of compensating PWM algorithm, at $m=1$, they are WTHD($v_{A3B2}$) = 0.29%, WTHD($v_{BC2}$) = 0.37%, and WTHD($v_{C2A3}$) = 0.37% while those values under faulty condition are 4.30%, 4.13%, and 3.58%, respectively.

In terms of $v_{BC}$, simulated results in two CBPWM techniques with $m=0.8$ can be summarized by Table 3. Comparison between 322-SPWM technique and 322-MOCBPWM technique, it can be seen that the second one has the lower values of harmonic distortion factors. For instance, under faulty condition, the proposed 322-SPWM strategy has THD($v_{B2C2}$) value of 50.1% while that of 322-MOCBPWM strategy is 45.7%. The corresponding WTHD($v_{B2C2}$) of these algorithms are 0.45% and 0.36%, respectively. Hence, the harmonic distortion metrics of $v_{BC}$ in 322-MOCBPWM are lower than that in 322-SPWM by 8.8% in terms of THD and by 20% in terms of WTHD, respectively.

**CONCLUSION**

This paper has presented the analysis and implementation of CBPWM techniques on a 333-type VSI working under simultaneous SOC faults on two neutral-point-connected phase-legs. Simulation results show that under the aforementioned SOC fault condition, the output voltages and currents are strongly distorted and unbalanced, with a reduction of fundamental voltages by up to 30%. The use of the proposed 322-SPWM and 322-MOCBPWM techniques can help attaining required fundamental voltages, and also lowering harmonic content after faulty condition. For the worst harmonic quality voltage $v_{BC}$, the proposed 322-SPWM has the ability in reduction of 40% and 94% in terms of THD and WTHD, respectively, while the corresponding results of 322-MOCBPWM technique are 42% and 96%, as regard to $m=0.8$. The advantages of 322-MOCBPWM technique compared to 322-SPWM technique are also presented, which are not only the extension of modulation range but also the better harmonic quality at the same operating condition. Compared with other studies cited, the proposed techniques do not need any additional hardware but still guarantees the desired values of fundamental voltages and balanced output currents. The proposed CBPWM algorithms are simple and easy for implementation, as well.

**LIST OF ABBREVIATIONS**

CBPWM: Carrier-based pulse-width modulation
SPWM: Sinusoidal pulse-width modulation
MOCBPWM: Medium offset carrier-based pulse-width modulation
VSI: Voltage source inverter
SOC: Switch-open-circuit
SSC: Switch-short-circuit
THD: Total harmonic distortion
UPS: Uninterruptible power supply
Figure 14: Experimented waveforms spectra of output L2L voltages and currents of the 322-type VSI with the proposed 322-MOCBPWM ($m=0.8$): (a) $v_{AB}$, (b) $v_{BC}$, (c) $v_{CA}$, and (d) $i_{ABC}$. X-axis: 5 ms/div; Y-axis: 40 V/div (voltages), 1 A/div (currents).
Figure 15: Simulated spectra of output L2L voltages in MOCBPWM (m=0.8): (a) in pre-fault operation with conventional MOCBPWM (333-MOCBPWM); (b) in faulty operation with conventional MOCBPWM; (c) in faulty operation with proposed 322-MOCBPWM. From top to bottom: $V_{AB}$, $V_{BC}$, and $V_{CA}$.

Figure 16: Simulated THD characteristics of output L2L voltages in MOCBPWM technique: (a) $V_{AB}$; (b) $V_{BC}$; (c) $V_{CA}$

Table 3: Simulated Harmonic Distortion Results Of $V_{bc}$ (M=0.8)

<table>
<thead>
<tr>
<th>Harmonic distortion metrics</th>
<th>Normal operation (with conventional PWM)</th>
<th>Faulty operation (with conventional PWM)</th>
<th>Faulty operation (with proposed PWM)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>333-SPWM</td>
<td>333-MOCBPWM</td>
<td>333-SPWM</td>
</tr>
<tr>
<td></td>
<td>333-MOCBPWM</td>
<td>333-MOCBPWM</td>
<td>322-SPWM</td>
</tr>
<tr>
<td>THD (%)</td>
<td>24.5</td>
<td>22.5</td>
<td>83.0</td>
</tr>
<tr>
<td>WTHD (%)</td>
<td>0.20</td>
<td>0.14</td>
<td>7.54</td>
</tr>
</tbody>
</table>
PV: Photovoltaic
WTHD: Weighted-total harmonic distortion
2L VSI: Two-level voltage source inverter
322-type VSI: 322-type asymmetrical voltage source inverter
333-type VSI: Three-level T-type neutral-point clamped voltage source inverter
L2L: Line-to-line

CONFLICT OF INTERESTS
The author declares that there is no conflict of interests regarding the publication of this paper.

AUTHORS’ CONTRIBUTIONS
Nho-Van Nguyen: Conceptualization, Methodology, Validation, Writing—review and editing, Supervision.
Phong Nguyen-Hong Le: Software, Validation, Data curation, Writing—original draft preparation.

REFERENCES
Nghiên cứu kỹ thuật điều chế độ rộng xung sóng mang cho mạch nghịch lưu nguồn áp 3 pha 3 bậc TNPC trong điều kiện hở mạch 2 nhánh nối điểm trung tính

Lê Nguyễn Hồng Phong, Nguyễn Văn Nhờ*

TÓM TÁT
Mạch nghịch lưu áp (VSI) đa bậc hiện được sử dụng rộng rãi vào những ưu điểm so với mạch 2 bậc truyền thống. Trong số các sơ đồ VSI, số đa 3 bậc dạng diode kep hình T (3L TNPC VSI hay 333-type VSI) đang ngày càng nhận được sự quan tâm nghiên cứu. Do đặc điểm cấu trúc, mạch 333-type VSI có một số vấn đề về độ tin cậy khi vận hành, vì dụ như sự cố hở mạch khóa đóng ngắt (SOC) và sự cố ngắn mạch khóa đóng ngắt (SSC), các sự cố này làm giảm hiệu suất hệ thống, gây mất cân bằng và mờ đường điện áp và dòng điện ngoại ra, làm kích hoạt mạch bảo vệ. Trong một số ứng dụng, sự sụt giảm biên độ và mờ đường sóng hài trong điều áp ngoại ra dưới sự cố SOC là không được chấp nhận. Vì vậy, cần phát triển một kỹ thuật điều chế độ rộng xung (PWM) cho mạch 333-type VSI hoạt động trong điều kiện sự cố SOC để đảm bảo khả năng cắm của điều áp đầu ra theo yêu cầu. Sự cố SOC đồng thời trên 2 nhánh nối điểm trung tính của mạch 333-type VSI dẫn đến sự sụt giảm hiệu suất trong điều áp đầu ra. Trong điều kiện này, mạch 333-type VSI trở thành mạch không đối xứng là 322-type VSI. Nhiều nghiên cứu khác nhau liên quan đến vận hành mạch 333-type VSI trong sự cố SOC đã được tiến hành. Tuy nhiên, các nghiên cứu này đều sử dụng thêm linh kiện phụ trợ để tạo thành một nhánh đóng ngắt bổ sung. Điều này làm tăng chi phí chế tạo và làm giảm hiệu suất của hệ thống do phát sinh thêm tổ hào. Trong bài báo này, hai kỹ thuật chủ thành điều chế độ rộng xung (PWM) được đề xuất cho mạch 322-type VSI, lần lượt là PWM dạng sin (322-SPWM) và CBPWM với hàm offset trung bình (322-MOCBPWM). Các kỹ thuật đề xuất được mô phỏng trên phần mềm MATLAB/Simulink và sau đó được thực hiện trên phần mềm thực nghiệm. Kết luận kỹ thuật đã được đánh giá qua các chỉ số để đo mờ đường sóng hài tổng (THD) và độ mờ đường sóng hài tổng có xét đến trọng số (WTHD) của mạch 322-type VSI. Các kỹ thuật đề xuất được đề xuất đã giảm thiểu sự cố hở mạch khóa đóng ngắt và giảm mờ đường sóng hài tổng có xét đến trọng số.

Từ khóa: mạch nghịch lưu nguồn áp, điều chế độ rộng xung sóng mang, mạch nghịch lưu keo điện trung tính kiểu T, sự cố hở mạch khóa đóng ngắt, độ mờ đường sóng hài tổng có xét đến trọng số.